


## **Bias Resistor Transistors**


# PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

This new series of digital transistors is designed to replace a single device and its external resistor bias network. The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space. The device is housed in the SC-89 package which is designed for low power surface mount applications.

- Simplifies Circuit Design
- · Reduces Board Space
- Reduces Component Count
- The SC-89 package can be soldered using wave or reflow. The modified gull-winged leads absorb thermal stress during soldering eliminating the possibility of damage to the die.
- · Pb-Free Package is Available.

# LDTA143EET1





#### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Base Voltage	V <sub>CBO</sub>	50	Vdc
Collector-Emitter Voltage	V <sub>CEO</sub>	50	Vdc
Collector Current	Ic	100	mAdc

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation, FR-4 Board (Note 1.) @ T <sub>A</sub> = 25°C Derate above 25°C	PD	200 1.6	mW mW/°C
Thermal Resistance, Junction to Ambient (Note 1.)	$R_{\theta JA}$	600	°C/W
Total Device Dissipation, FR-4 Board (Note 2.) @ T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	300 2.4	mW mW/°C
Thermal Resistance, Junction to Ambient (Note 2.)	$R_{\theta JA}$	400	°C/W
Junction and Storage Temperature Range	TJ, T <sub>stg</sub>	-55 to +150	°C

- 1. FR-4 @ Minimum Pad
- 2. FR-4 @ 1.0 × 1.0 Inch Pad

#### **DEVICE MARKING AND ORDERING INFORMATION**

Device	Marking	Shipping
LDTA143EET1	6J	3000/Tape&Reel
LDTA143EET1G	6J (Pb-Free)	3000/Tape&Reel

Max

Тур



### LDTA143EET1

Unit

### **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted) (Continued)

Characteristic

OFF CHARACTERISTICS					
Collector-Base Cutoff Current (V <sub>CB</sub> = 50 V, I <sub>E</sub> = 0)	I <sub>CBO</sub>	-	-	100	nAdc
Collector-Emitter Cutoff Current ( $V_{CE} = 50 \text{ V}, I_{B} = 0$ )	I <sub>CEO</sub>	-	-	500	nAdc
Emitter-Base Cutoff Current $(V_{BE} = 6.0 \text{ V})$	ГЕВО	_	_	1.5	mAdc
Collector-Base Breakdown Voltage ( $I_C = 10 \mu A, I_E = 0$ )	V <sub>(BR)CBO</sub>	50	-	-	Vdc
Collector-Emitter Breakdown Voltage (Note 3) $(I_C = 2.0 \text{ mA}, I_B = 0)$	V <sub>(BR)CEO</sub>	50	_	_	Vdc

Symbol

#### **ON CHARACTERISTICS** (Note 3)


DC Current Gain $(V_{CE} = 10 \text{ V}, I_{C} = 5.0 \text{ mA})$	h <sub>FE</sub>	15	27	-	
Collector-Emitter Saturation Voltage (I <sub>C</sub> = 10 mA, I <sub>B</sub> = 1 mA)	V <sub>CE(sat)</sub>	-	_	0.25	Vdc
Output Voltage (on) $(V_{CC} = 5.0 \text{ V}, V_B = 2.5 \text{ V}, R_L = 1.0 \text{ k}\Omega)$	V <sub>OL</sub>	-	-	0.2	Vdc
Output Voltage (off) $(V_{CC} = 5.0 \text{ V}, V_B = 0.25 \text{ V}, R_L = 1.0 \text{ k}\Omega)$	V <sub>OH</sub>	4.9	_	_	Vdc
Input Resistor	R <sub>1</sub>	3.3	4.7	6.1	kΩ
Resistor Ratio	R <sub>1</sub> /R <sub>2</sub>	0.8	1.0	1.2	


<sup>3.</sup> Pulse Test: Pulse Width < 300  $\mu s,$  Duty Cycle < 2.0%



#### LDTA143EET1

### SC-89





- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETERS
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE
- MATERIAL.
  4. 463C-01 OBSOLETE, NEW STANDARD 463C-02.

	MILLIMETERS		INCHES				
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	1.50	1.60	1.70	0.059	0.063	0.067	
В	0.75	0.85	0.95	0.030	0.034	0.040	
С	0.60	0.70	0.80	0.024	0.028	0.031	
D	0.23	0.28	0.33	0.009	0.011	0.013	
G	0.50 BSC			0.020 BSC			
Н	0.53 REF			0.021 REF			
J	0.10	0.10 0.15 0.20		0.004	0.006	0.008	
K	0.30	0.40	0.50	0.012	0.016	0.020	
L	1.10 REF			0.043 REF			
M			10 °			10 °	
N			10 °			10 °	
S	1.50	1.60	1.70	0.059	0.063	0.067	

